 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Preliminary ABPX1130 Advanced Programmable Clock FEATURES * * * * * PIN CONFIGURATION * * * * * Advanced programmable PLL design Very low Jitter and Phase Noise (< 40ps Pk-Pk typical) Output frequency up to 375MHz CMOS. Supports differential CMOS output to produce PECL, LVDS XIN/FIN inputs. GND Crystal inputs: CLK0 o Fundamental crystal: 10MHz-30MHz CLK1 o 3 RD overtone crystal: Up to 75MHz o Reference input: Up to 200MHz Accepts <1.0V reference signal input voltage One programmable I/O pin can be configured as Output Enable (OE), or Frequency Selection input (FSEL), or Reference clock. Single 3.3V 10% power supply Operating temperature range from -40C to 85C Available in 8-pin MSOP/SOIC, 6-pin SOT Green/RoHS compliant packages. 1 2 3 4 8 7 6 5 XOUT CLK2, OE, FSEL DNC VDD SOP-8 MSOP-8 ABPX1130 DESCRIPTION The ABPX1130 is a low-cost general purpose frequency synthesizer and a member of Abracon's Advanced Programmable Clock family. Abracon's ABPX1130 product family can generate any output frequency up to 375 MHz from fundamental crystal input between 10 MHz - 30 MHz, or a 3rd overtone crystal of up to 75Mhz. The ABPX1130 produces differential CMOS outputs to support PECL, LVDS, and CMOS inputs. BLOCK DIAGRAM XIN/FIN XOUT Xtal OSC FRef R- counter Phase Detector M -counter ( 6 -bit) Charge Pump Loop Filter Programming Logic FSEL OE CLoad FVCO = F Ref. * (2 * M /R) P-counter (5-bit) VCO FOut = FVCO / (2 * P) CLK[0:1] CLK2 Programmable Function /1, /2 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 1 Preliminary ABPX1130 Charge-Pump Current 4 levels of pump current setting Advanced Programmable Clock KEY PROGRAMMING PARAMETERS CLK[ 0:2 ] Output Frequency Fout = FIN * M / (R * P) where M= 6 bit R= 1 P= 5 bit 1. CLK[0:1]= VCO / 2 * P 2. CLK[2]= FIN or FIN/2 Output Drive Strength Std: 10mA (default) High: 24mA Crystal Load Programmable Input/Output (pin #7) # of Register Banks 2 +/- 200ppm One output pin can be tuning. configured as 1. CLK2 = FIN or FIN/2 2. FSEL - input 3. OE - input PIN DESCRIPTION Name XIN/FIN GND CLK[0:1] VDD DNC Pin # (M)SOP-8 1 2 3,4 5 6 Type I P O P - Description Crystal or Reference input pin GND connection Programmable Clock Output [note:CLK0=~CLK1] VDD connection Do No Connect This programmable I/O pin can be configured as CLK2 (FIN or FIN/2) output, or OE input, or Frequency Selection (FSEL) input pin. This pin has an internal 60K pull up resistor. State 0 1 (default) OE Tristate CLK[0:1] Normal mode FSEL Select Bank '0' ROM Select Bank `1' ROM CLK2, OE, FSEL 7 B XOUT 8 O Crystal output pin 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 2 Preliminary ABPX1130 Advanced Programmable Clock ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PARAMETERS Supply Voltage Range Input Voltage Range Output Voltage Range Data Retention @ 85 C Soldering Temperature Storage Temperature Ambient Operating Temperature TS -65 -40 SYMBOL V DD VI VO MIN. MAX. 4.6 V DD +0.5 V DD +0.5 UNITS V V V Years -0.5 -0.5 -0.5 10 260 150 +85 C C C Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. AC SPECIFICATIONS PARAMETERS Crystal Input Frequency CONDITIONS Fundamental Crystal 3 rd Overtone Crystal MIN. 10 TYP. MAX. 30 75 10 UNITS MHz MHz ms ppm ns ns ns ns % ps Settling Time VDD Sensitivity Output Rise Time At power-up (after VDD increases over 1.62V) Frequency vs. VDD+/-10% 15pF Load, 10/90%VDD, Standard drive 15pF Load, 10/90%VDD, High drive 15pF Load, 90/10%VDD, Standard drive 15pF Load, 90/10%VDD, High drive At VDD/2 Equal loading (15 pF). Equal frequency & drive strength With capacitive decoupling between VDD and GND. Operating only one output. 40 45 -2 2.5 1.0 2.5 1.0 50 2 3.5 1.5 3.5 1.5 55 500 Output Fall Time Duty Cycle Max. output skew between same frequency clocks Period Jitter, peak-to-peak* (measured from 10,000 samples) ps * Note: Jitter performance depends on the programming parameters. 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 3 Preliminary ABPX1130 Advanced Programmable Clock DC SPECIFICATIONS PARAMETERS Supply Current, Dynamic, with Loaded Outputs Operating Voltage Output Low Voltage Output High Voltage Output Current Short-circuit Current SYMBOL IDD VDD VOL VOH IOSD IOHD IS CONDITIONS At 10MHz, load=15pF MIN. TYP. MAX. 15 UNITS mA V V V 2.25 IOL = +4mA (Standard drive) IOH = -4mA (Standard drive) VOL = 0.4V, VOH = 2.4V (Standard drive) VOL = 0.4V, VOH = 2.4V (High Drive) VDD - 0.4 10 24 50 3.63 0.4 mA mA mA CRYSTAL SPECIFICATIONS PARAMETERS Fundamental Crystal Resonator Frequency 3rd Overtone Crystal Resonator Frequency Crystal Loading Rating (The IC can be programmed for any value in this range.) Maximum Sustainable Drive Level Operating Drive Level Crystal Shunt Capacitance Effective Series Resistance, Fundamental, 10-30MHz Effective Series Resistance, 3 rd Overtone, 30-50MHz [CO< 4pF, CL=5pF/8pF] Effective Series Resistance, 3 rd Overtone, 50-65MHz, [CO< 4pF, CL=5pF/8pF] Effective Series Resistance, 3 rd Overtone, 65-75MHz [CO< 4pF, CL=5pF/8pF Note: A detailed crystal specification document is also available for this part SYMBOL FXIN FXIN CL (xtal) MIN. 10 TYP. MAX. 30 75 UNITS MHz MHz pF W W 5 20 500 100 C0 RS ESR ESR ESR 6 30 100/70 60/40 45/30 pF 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 4 Preliminary ABPX1130 Advanced Programmable Clock Figure 1 below describes how to terminate the differential CMOS outputs of Abracon's ABPX1130 Programmable QTC clock for use with PECL or LVDS inputs. The unique feature of differential CMOS outputs allows great flexibility for board designers. By standardizing on one termination scheme you can use the ABPX1130 for all your LVDS and PECL clock requirements up to 375MHz. +3.3V CMOS Output R1 50 line R2 Input R3 Complementary CMOS Output R1 50 line R3 Complementary Input PECL LVDS 2.35V 1.40V 1.59V 1.10V 3.3V 0V Component selection For PECL input For LVDS input R1 = 130 R2 = 82 R3 = 130 R1 = 360 R2 = 82 R3 = 130 R2 +3.3V Notes: Place R1 as close to the CMOS outputs as possible. Place R2 and R3 as close to the PECL/LVDS inputs as possible. Figure 1 The above layout allows the ABPX1130 to drive either a PECL or LVDS input by simply changing the value of R1. 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 5 Preliminary ABPX1130 Advanced Programmable Clock PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT) MSOP 8L Symbol A A1 A2 B C D E H L e SOP 8L Symbol A A1 A2 B C D E H L e Dimension in MM Min. Max. 1.35 1.75 0.10 0.25 1.25 1.50 0.33 0.53 0.19 0.27 4.80 5.00 3.80 4.00 5.80 6.20 0.40 0.89 1.27 BSC Dimension in MM Min. Max. --1.10 0.05 0.15 0.81 0.91 0.25 0.40 0.13 0.23 2.90 3.10 2.90 3.10 4.90 BSC 0.445 0.648 0.65 BSC E H D A2 A A1 e b C L E H D A2 A A1 e b C L 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 6 Preliminary ABPX1130 Advanced Programmable Clock ORDERING INFORMATION For part ordering, please contact our Sales Department: 30332 Esperanza., Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 PART NUMBER The order number for this device is a combination of the following: Device number, Package type and Operating temperature range APBX1130-XXX X X-T PART NUMBER 3 DIGIT ID Code * NONE= TUBE T=TAPE and REEL TEMPERATURE C=COMMERCIAL I = INDUSTRIAL PACKAGE TYPE S=SOIC M=MSOP * PhaseLink will assign a unique 3-digit ID code for each approved programmed part number. * PhaseLink offers Green Package Only for this product family. Part / Order Number ABPX1130-XXXSC ABPX1130-XXXSC-T ABPX1130-XXXMC ABPX1130-XXXMC-T Marking A3XXX A3XXX A3XXX A3XXX Package Option 8-Pin SOIC (Tube) 8-Pin SOIC (Tape and Reel) 8-Pin MSOP (Tube) 8-Pin MSOP (Tape and Reel) Abracon Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Abracon is believed to be accurate and reliable. However, Abracon makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: Abracon's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Abracon Corporation. 30332 Esperanza, Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/11/05 Page 7 |
Price & Availability of ABPX1130-XXXSC-T
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |